

# SCHOTTKY BIPOLAR LSI MICROCOMPUTER SET

## 3002 CENTRAL PROCESSING ELEMENT

The INTEL Bipolar Microcomputer Set is a family of Schottky bipolar LSI circuits which simplify the construction of microprogrammed central processors and device controllers. These processors and controllers are truly microprogrammed in the sense that their control logic is organized around a separate read-only memory called the microprogram memory. Control signals for the various processing elements are generated by the microinstructions contained in the microprogram memory. In the implementation of a typical central processor, as shown below, the microprogram interprets a higher level of instructions called macroinstructions, similar to those found in a small computer. For device controllers, the microprograms directly implement the required control functions.

The INTEL 3002 Central Processing Element contains all of the circuits that represent a 2-bit wide slice through the data processing section of a digital computer. To construct a complete central processor for a given word width  $N$ , it is simply necessary to connect an array of  $N/2$  CPE's together. When wired together in such an array, a set of CPE's provide the following capabilities:

- 2's complement arithmetic
- Logical AND, OR, NOT and exclusive-OR
- Incrementing and decrementing
- Shifting left or right
- Bit testing and zero detection
- Carry look-ahead generation
- Multiple data and address busses

**High Performance — 100 ns Cycle Time**

**TTL and DTL Compatible**

**N-Bit Word Expandable Multi-Bus Organization**

- 3 Input Data Busses
- 2 Three-State Fully Buffered Output Data Busses

**11 General Purpose Registers**

**Full Function Accumulator**

**Independent Memory Address Register**

**Cascade Outputs for Full Carry Look-Ahead**

**Versatile Functional Capability**

- 8 Function Groups
- Over 40 Useful Functions
- Zero Detect and Bit Test

**Single Clock**

**28 Pin DIP**




Figure 1. Block Diagram of a Typical System

Other members of the INTEL Bipolar Microcomputer Set:

- |                                 |  |                                      |
|---------------------------------|--|--------------------------------------|
| 3001 Microprogram Control Unit  | 3214 Priority Interrupt Control Unit     | 3304A Schottky Bipolar ROM (512 x 8) |
| 3003 Look-Ahead Carry Generator | 3226 Inverting Bi-Directional Bus Driver | 3601 Schottky Bipolar PROM (256 x 4) |
| 3212 Multi-Mode Latch Buffer    | 3301 Schottky Bipolar ROM (256 x 4)      | 3604 Schottky Bipolar PROM (512 x 8) |


## CONTENTS

Introduction -----	1
Package Configuration -----	2
Pin Description -----	3
Logical Description -----	4
Functional Description -----	5
D. C. and Operating Characteristics -----	8
A. C. Characteristics and Waveforms -----	9, 10
Typical A. C. and D. C. Characteristics -----	11


## APPENDICES

A. Function and Register Group Formats -----	12
B. Micro-Function Summary -----	13
C. All-Zero and All-One K-Bus Micro-Functions -----	14
D. Typical Configurations -----	15

## PACKAGE CONFIGURATION



## PACKAGE OUTLINE



## PIN DESCRIPTION

PIN	SYMBOL	NAME AND FUNCTION	TYPE <sup>(1)</sup>
1, 2	I <sub>0</sub> -I <sub>1</sub>	External Bus Inputs The external bus inputs provide a separate input port for external input devices.	Active LOW
3, 4	K <sub>0</sub> -K <sub>1</sub>	Mask Bus Inputs The mask bus inputs provide a separate input port for the microprogram memory, to allow mask or constant entry.	Active LOW
5, 6	X, Y	Standard Carry Look-Ahead Cascade Outputs The cascade outputs allow high speed arithmetic operations to be performed when they are used in conjunction with the INTEL 3003 Look-Ahead Carry Generator.	
7	CO	Ripple Carry Output The ripple carry output is only disabled during shift right operations.	Active LOW Three-state
8	RO	Shift Right Output The shift right output is only enabled during shift right operations.	Active LOW Three-state
9	LI	Shift Right Input	Active LOW
10	CI	Carry Input	Active LOW
11	EA	Memory Address Enable Input When in the LOW state, the memory address enable input enables the memory address outputs (A <sub>0</sub> -A <sub>1</sub> ).	Active LOW
12-13	A <sub>0</sub> -A <sub>1</sub>	Memory Address Bus Outputs The memory address bus outputs are the buffered outputs of the memory address register (MAR).	Active LOW Three-state
14	GND	Ground	
15-17, 24-27,	F <sub>0</sub> -F <sub>6</sub>	Micro-Function Bus Inputs The micro-function bus inputs control ALU function and register selection.	
18	CLK	Clock Input	
19-20	D <sub>0</sub> -D <sub>1</sub>	Memory Data Bus Outputs The memory data bus outputs are the buffered outputs of the full function accumulator register (AC).	Active LOW Three-state
21-22	M <sub>0</sub> -M <sub>1</sub>	Memory Data Bus Inputs The memory data bus inputs provide a separate input port for memory data.	Active LOW
23	ED	Memory Data Enable Input When in the LOW state, the memory data enable input enables the memory data outputs (D <sub>0</sub> -D <sub>1</sub> )	Active LOW
28	V <sub>CC</sub>	+5 Volt Supply	

NOTE:

1. Active HIGH, unless otherwise specified.

## LOGICAL DESCRIPTION

The CPE provides the arithmetic, logic and register functions of a 2-bit wide slice through a microprogrammed central processor. Data from external sources such as main memory, is brought into the CPE on one of the three separate input busses. Data being sent out of the CPE to external devices is carried on either of the two output busses. Within the CPE, data is stored in one of eleven scratchpad registers or in the accumulator. Data from the input busses, the registers, or the accumulator is available to the arithmetic/logic section (ALS) under the control of two internal multiplexers. Additional inputs and outputs are included for carry propagation, shifting, and micro-function selection. The complete logical organization of the CPE is shown below.

### MICRO-FUNCTION BUS AND DECODER

The seven micro-function bus input lines of the CPE, designated F<sub>0</sub>-F<sub>6</sub>, are decoded internally to select the ALS function, generate the scratchpad address, and control the A and B multiplexers.

### M-BUS AND I-BUS INPUTS

The M-bus inputs are arranged to bring data from an external main memory into the CPE. Data on the M-bus is multiplexed internally for input to the ALS.

The I-bus inputs are arranged to bring data from an external I/O system into the CPE. Data on the I-bus is also multiplexed internally, although independently of the M-bus, for input to the ALS. Separation of the two busses permits a relatively lightly loaded memory bus even though a large number of I/O devices are connected to the I-bus. Alternatively, the I-bus may be wired to perform a multiple bit shift (e.g., a byte exchange) by connecting it to one of the output busses. In this case, I/O device data is gated externally onto the M-bus.

### SCRATCHPAD

The scratchpad contains eleven registers designated R<sub>0</sub> through R<sub>9</sub> and T. The output of the scratchpad is multiplexed internally for input to ALS. The ALS output is returned for input into the scratchpad.

### ACCUMULATOR AND D-BUS

An independent register called the accumulator (AC) is available for storing the result of an ALS operation. The output of the accumulator is multiplexed internally for input back to the

ALS and is also available via a three-state output buffer on the D-bus outputs. Conventional usage of the D-bus is for data being sent to the external main memory or to external I/O devices.

### A AND B MULTIPLEXERS

The A and B multiplexers select the two inputs to the ALS specified on the micro-function bus. Inputs to the A-multiplexer include the M-bus, the scratchpad, and the accumulator. The B-multiplexer selects either the I-bus, the accumulator, or the K-bus. The selected B-multiplexer input is always logically ANDed with the data on the K-bus (see below) to provide a flexible masking and bit testing capability.

### ALS AND K-BUS

The ALS is capable of a variety of arithmetic and logic operations, including 2's complement addition, incrementing, and decrementing, plus logical AND, inclusive-OR, exclusive-NOR, and logical complement. The result of an ALS operation may be stored in the accumulator or one of the scratchpad registers. Separate left input and right output lines, designated LI and RO, are available for use in right shift operations. Carry input and carry output lines, designated CI and CO are provided for normal ripple carry propagation.

CO and RO data are brought out via two alternately enabled tri-state buffers. In addition, standard look ahead carry outputs, designated X and Y, are available for full carry look ahead across any word length.

The ability of the K-bus to mask inputs to the ALS greatly increases the versatility of the CPE. During non-arithmetic operations in which carry propagation has no meaning, the carry circuits are used to perform a word-wise inclusive-OR of the bits, masked by the K-bus, from the register or bus selected by the function decoder. Thus, the CPE provides a flexible bit testing capability. The K-bus is also used during arithmetic operations to mask portions of the field being operated upon. An additional function of the K-bus is that of supplying constants to the CPE from the microprogram.

### MEMORY ADDRESS REGISTER AND A-BUS

A separate ALS output is also available to the memory address register (MAR) and to the A-bus via a three-state output buffer. Conventional usage of the MAR and A-bus is for sending addresses to an external main memory. The MAR and A-bus may also be used to select an external device when executing I/O operations.




Figure 2.3002 Block Diagram

## FUNCTIONAL DESCRIPTION

During each micro-cycle, a micro-function is applied to F-bus inputs of the CPE. The micro-function is decoded, the operands are selected by the multiplexers, and the specified operation is performed by ALS. If a negative going clock edge is applied, the result of the ALS operation is either deposited in the accumulator or written into the selected scratchpad register. In addition, certain operations permit related address data to be deposited in the MAR. A new micro-function should only be applied following the rising edge of the clock.

By externally gating the clock input to CPE, referred to as conditional clocking, the clock pulse may be selectively omitted during a micro-cycle. Since the carry, shift, and look-ahead circuits are not clocked, their outputs may be used to perform a variety of non-destructive tests on data in the accumulator or in the scratchpad. No register contents are modified by the operation due to the absence of the clock pulse.

The micro-function to be performed is determined from the function group (F-Group) and register group (R-Group) selected by the data on the F-bus. The F-Group is specified by the upper three bits of data,  $F_4-F_6$ . The R-Group is specified by the lower four bits of data,  $F_0-F_3$ . R-Group I contains  $R_0$  through  $R_9$ , T, and AC and is denoted by the symbol  $R_n$ . R-Group II and R-Group III contain only T and AC. F-Group and R-Group formats are summarized in Appendix A.

The following is a detailed explanation of each of the CPE micro-functions. A general functional description of each operation is given followed by two additional descriptions which explain the result of the micro-function with both K-bus inputs at logical 0 or both at logical 1. In most cases, the effect of placing the K-bus in the all-one or the all-zero state is to either select or deselect the accumulator in the operation, respectively. A micro-function mnemonic is included with each description for reference purposes and to assist in the design of micro-assembly languages. The micro-functions are summarized in Appendix B. The effective micro-functions for the all-zero and the all-one K-bus states are summarized in Appendix C and D, respectively.

### F-GROUP O

Logically AND the contents of AC with the data on the K-bus. Add the result to the contents of  $R_n$  and the value of the carry input (CI). Deposit the sum in AC and  $R_n$ .

**ILR**

K-BUS = 00

Conditionally increment  $R_n$  and load the result in AC. Used to load AC from  $R_n$  or to increment  $R_n$  and load a copy of the result in AC.

**ALR**

K-BUS = 11

Add AC and CI to  $R_n$  and load the result in AC. Used to add AC to a register. If  $R_n$  is AC, then AC is shifted left one bit position.

### F-GROUP O

### R-GROUP II

Logically AND the contents of AC with the data on the K-bus. Add the result to CI and the data on the M-bus. Deposit the sum in AC or T, as specified.

**ACM**

K-BUS = 00

Add CI to the data on the M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.

**AMA**

K-BUS = 11

Add the data on the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.

### F-GROUP O

### R-GROUP III

(General description omitted, see Appendix B.)

**SRA**

K-BUS = 00

Shift the contents of AC or T, as specified, right one bit position. Place the previous low order bit value on RO and fill the high order bit from the data on LI. Used to shift or rotate AC or T right one bit.

(K-bus = 11 description omitted, see Appendix B.)

### R-GROUP I

### F-GROUP 1

Logically OR the contents of  $R_n$  with the data on the K-bus. Deposit the result in MAR. Add the data on the K-bus to contents of  $R_n$  and CI. Deposit the result in  $R_n$ .

**LMI**

K-BUS = 00

Load MAR from  $R_n$ . Conditionally increment  $R_n$ . Used to maintain a macro-instruction program counter.

**DSM**

K-BUS = 11

Set MAR to all one's. Conditionally decrement  $R_n$  by one. Used to force MAR to its highest address and to decrement  $R_n$ .

### F-GROUP 1

### R-GROUP II

Logically OR the data on the M-bus with the data on the K-bus. Deposit the result in MAR. Add the data on the K-bus to the data on the M-bus and CI. Deposit the sum in AC or T, as specified.

**LMM**

K-BUS = 00

Load MAR from the M-bus. Add CI to the data on the M-bus. Deposit the result in AC or T. Used to load the address register with memory data for macro-instructions using indirect addressing.

**LDM**

K-BUS = 11

Set MAR to all ones. Subtract one from the data on the M-bus. Add CI to the difference and deposit the result in AC or T, as specified. Used to load decremented memory data in AC or T.

### F-GROUP 1

### R-GROUP III

Logically OR the data on the K-bus with the complement of the contents of AC or T, as specified. Add the result to the logical AND of the contents of specified register with the data on the K-bus. Add the sum to CI. Deposit the result in the specified register.

**CIA**

K-BUS = 00

Add CI to the complement of the contents of AC or T, as specified. Deposit the result in the specified register. Used to form the 1's or 2's complement of AC or T.

**DCA**

K-BUS = 11

Subtract one from the contents of AC or T, as specified. Add CI to the difference and deposit the sum in the specified register. Used to decrement AC or T.

## FUNCTIONAL DESCRIPTION (con't)

<b>F-GROUP 2</b>	<b>R-GROUP I</b>	<b>F-GROUP 3</b>	<b>R-GROUP I</b>	<b>F-GROUP 4</b>	<b>R-GROUP II</b>
Logically AND the data on the K-bus with the contents of AC. Subtract one from the result and add the difference to CI. Deposit the sum in $R_n$ .		Logically AND the contents of AC with the data on the K-bus. Add the contents of $R_n$ and CI to the result. Deposit the sum in $R_n$ .		Logically AND the data on the K-bus with the contents of AC. Logically AND the result with the data on the M-bus. Deposit the final result in AC or T, as specified. Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on CO.	
<b>CSR</b>	K-BUS = 00	<b>INR</b>	K-BUS = 00	<b>CLA</b>	K-BUS = 00
Subtract one from CI and deposit the difference in $R_n$ . Used to conditionally clear or set $R_n$ to all 0's or 1's, respectively.		Add CI to the contents of $R_n$ and deposit the sum in $R_n$ . Used to increment $R_n$ .		Clear AC or T, as specified, to all 0's. Force CO to CI. Used to clear the specified register and force CO to CI.	
<b>SDR</b>	K-BUS = 11	<b>ADR</b>	K-BUS = 11	<b>ANM</b>	K-BUS = 11
Subtract one from AC and add the difference to CI. Deposit the sum in $R_n$ . Used to store AC in $R_n$ or to store the decremented value of AC in $R_n$ .		Add the contents of AC to $R_n$ . Add the result to CI and deposit the sum in $R_n$ . Used to add the accumulator to a register or to add the incremented value of the accumulator to a register.		Logically AND the data on the M-bus with the contents of AC. Deposit the result in AC or T, as specified. Force CO to one if the result is non-zero. Used to AND M-bus data to the accumulator and test for a zero result.	
<b>F-GROUP 2</b>	<b>R-GROUP II</b>	<b>F-GROUP 3</b>	<b>R-GROUP II</b>	<b>F-GROUP 4</b>	<b>R-GROUP III</b>
Logically AND the data on the K-bus with the contents of AC. Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.		(All descriptions omitted, identical to F-Group O/R-Group II described above.)		Logically AND the data on the I-bus with the data on the K-bus. Logically AND the result with the contents of AC or T, as specified, to the result. Deposit the sum in the specified register.	
<b>CSA</b>	K-BUS = 00	<b>INA</b>	K-BUS = 00	<b>INA</b>	K-BUS = 11
Subtract one from CI and deposit the difference in AC or T, as specified. Used to conditionally clear or set AC or T.		Conditionally increment the contents of AC or T, as specified. Used to increment AC or T.		Conditionally increment the contents of AC or T, as specified. Add CI to the result and deposit the sum in the specified register. Used to add input data or incremented input data to the specified register.	
<b>SDA</b>	K-BUS = 11	<b>AIA</b>	K-BUS = 11	<b>ANIA</b>	K-BUS = 11
Subtract one from AC and add the difference to CI. Deposit the sum in AC or T, as specified. Used to store AC in T, or decrement AC, or store the decremented value of AC in T.		Add the data on the I-bus to the contents of AC or T, as specified. Add CI to the result and deposit the sum in the specified register. Used to add input data or incremented input data to the specified register.		Logically AND the data on the I-bus with the contents of AC or T, as specified. Deposit the result in the specified register. Force CO to one if the result is non-zero. Used to AND the I-bus to the accumulator and test for a zero result.	
<b>F-GROUP 2</b>	<b>R-GROUP III</b>	<b>F-GROUP 4</b>	<b>R-GROUP I</b>	<b>F-GROUP 5</b>	<b>R-GROUP I</b>
Logically AND the data of the K-bus with the data on the I-bus. Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.		Logically AND the data on the K-bus with the contents of AC. Logically AND the result with the contents of $R_n$ . Deposit the final result in $R_n$ . Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on the carry output (CO) line.		Logically AND the data on the K-bus with the contents of $R_n$ . Deposit the result in $R_n$ . Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.	
(K-bus = 00 description omitted, see CSA above.)		<b>CLR</b>	K-BUS = 00	(K-bus = 00 description omitted, see CLR above.)	
<b>LDI</b>	K-BUS = 11	Clear $R_n$ to all 0's. Force CO to CI. Used to clear a register and force CO to CI.		<b>TZR</b>	K-BUS = 11
Subtract one from the data on the I-bus and add the difference to CI. Deposit the sum in AC or T, as specified. Used to load input bus data or decremented input bus data in the specified register.		<b>ANR</b>	K-BUS = 11	Force CO to one if $R_n$ is non-zero. Used to test a register for zero. Also used to AND K-bus data with a register (see general description) for masking and, optionally, testing for a zero result.	
		Logically AND AC with $R_n$ . Deposit the result in $R_n$ . Force CO to one if the result is non-zero. Used to AND the accumulator with a register and test for a zero result.			

## FUNCTIONAL DESCRIPTION (con't)

F-GROUP 5	R-GROUP II	F-GROUP 6	R-GROUP II	XNR	K-BUS = 11
Logically AND the data on the K-bus with the data on the M-bus. Deposit the result in AC or T, as specified. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.		Logically OR CI with the word-wise OR of the logical AND of AC and the data on the K-bus. Place the value of the carry OR on CO. Logically OR the data on the M-bus, with the logical AND of AC and the data on the K-bus. Deposit the final result in AC or T, as specified.		Force CO to one if the logical AND of AC and $R_n$ is non-zero. Exclusive-NOR the contents of AC with the contents of $R_n$ . Deposit the result in $R_n$ . Used to exclusive-NOR the accumulator with a register.	
(K-bus = 00 description omitted, see CLA above.)		LMF	K-BUS = 00	F-GROUP 7	R-GROUP II
LTM	K-BUS = 11	Load AC or T, as specified, from the M-bus. Force CO to CI. Used to load the specified register with memory data and force CO to CI.		Logically OR CI with the word-wise OR of the logical AND of the contents of AC and the data on the K-bus and M-bus. Place the value of the carry OR on CO. Logically AND the data on the K-bus with the contents of AC. Exclusive-NOR the result with the data on the M-bus. Deposit the final result in AC or T, as specified.	
Load AC or T, as specified, with data from the M-bus. Force CO to one if the result is non-zero. Used to load the specified register from memory and test for a zero result. Also used to AND K-bus data with M-bus data (see general description) for masking and, optionally, testing for a zero result.		ORM	K-BUS = 11	LCM	K-BUS = 00
		Force CO to one if AC is non-zero. Logically OR the data on the M-bus with the contents of AC. Deposit the result in AC or T, as specified. Used to OR memory data with the accumulator and, optionally, test the previous value of the accumulator for zero.		Load the complement of the data on the M-bus into AC or T, as specified. Force CO to CI.	
F-GROUP 5	R-GROUP III	F-GROUP 6	R-GROUP III	XNM	K-BUS = 11
Logically AND the data on K-bus with contents of AC or T, as specified. Deposit the result in the specified register. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.		Logically OR CI with the word-wise OR of the logical AND of the data on the I-bus and the data on the K-bus. Place the value of the carry OR on CO. Logically AND the data on the K-bus with the data on the I-bus. Logically OR the result with the contents of AC or T, as specified. Deposit the final result in the specified register.		Force CO to one if the logical AND of AC and the M-bus data is non-zero. Exclusive-NOR the contents of AC with the data on the M-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR memory data with the accumulator.	
(K-bus = 00 description omitted, see CLA above.)		(K-bus = 00 description omitted, see NOP above.)		F-GROUP 7	R-GROUP III
TZA	K-BUS = 11	ORI	K-BUS = 11	CMA	K-BUS = 00
Force CO to one if AC or T, as specified, is non-zero. Used to test the specified register for zero. Also used to AND K-bus data to the specified register (see general description) for masking and, optionally, testing for a zero result.		Force CO to one if the data on the I-bus is non-zero. Logically OR the data on the I-bus to the contents of AC or T, as specified. Deposit the result in the specified register. Used to OR I-bus data with the specified register and, optionally, test the I-bus data for zero.		Complement AC or T, as specified. Force CO to CI.	
		(K-bus = 00 description omitted, see NOP above.)		XNI	K-BUS = 11
F-GROUP 6	R-GROUP I	F-GROUP 7	R-GROUP I	Force CO to one if the logical AND of the specified register and the data on the I-bus and K-bus is non-zero. Exclusive-NOR the result with the contents of AC or T, as specified. Deposit the final result in the specified register.	
Logically OR CI with the word-wise OR of the logical AND of AC and the data on the K-bus. Place the result of the carry OR on CO. Logically OR the contents of $R_n$ with the logical AND of AC and the data on the K-bus. Deposit the result in $R_n$ .		Logically OR CI with the word-wise OR of the logical AND of the contents of $R_n$ and AC and the data on the K-bus. Place the value of the carry OR on CO. Logically AND the data on the K-bus with the contents of AC. Exclusive-NOR the result with the contents of $R_n$ . Deposit the final result in $R_n$ .		Force CO to one if the logical AND of the specified register and the I-bus data is non-zero. Exclusive-NOR the contents of AC with the data on the I-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR input data with the accumulator.	
NOP	K-BUS = 00	CMR	K-BUS = 00		
Force CO to CI. Used as a null operation or to force CO to CI.		Complement the contents of $R_n$ . Force CO to CI.			
ORR	K-BUS = 11				
Force CO to one if AC is non-zero. Logically OR the contents of the accumulator to the contents of $R_n$ . Deposit the result in $R_n$ . Used to OR the accumulator to a register and, optionally, test the previous accumulator value for zero.					

## D.C. AND OPERATING CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS\*

Temperature Under Bias . . . . .		0°C to 70°C
Storage Temperature . . . . .		-65°C to +160°C
All Output and Supply Voltages . . . . .		-0.5V to +7V
All Input Voltages . . . . .		-1.0V to +5.5V
Output Currents . . . . .		100 mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS				CONDITIONS
		MIN	TYP <sup>(1)</sup>	MAX	UNIT	
$V_C$	Input Clamp Voltage (All Input Pins)		-0.8	-1.0	V	$V_{CC} = 4.75\text{V}$ , $I_C = -5\text{ mA}$
$I_F$	Input Load Current: $F_0-F_6$ , CLK, $K_0$ , $K_1$ , EA, ED $I_0$ , $I_1$ , $M_0$ , $M_1$ , LI CI		-0.05 -0.85 -2.3	-0.25 -1.5 -4.0	mA	$V_{CC} = 5.25\text{V}$ , $V_F = 0.45\text{V}$
$I_R$	Input Leakage Current: $F_0-F_6$ , CLK, $K_0$ , $K_1$ , EA, ED $I_0$ , $I_1$ , $M_0$ , $M_1$ , LI CI			40 60 180	$\mu\text{A}$	$V_{CC} = 5.25\text{V}$ , $V_R = 5.25\text{V}$
$V_{IL}$	Input Low Voltage			0.8	V	$V_{CC} = 5.0\text{V}$
$V_{IH}$	Input High Voltage	2.0			V	
$I_{CC}$	Power Supply Current		145	190	mA	$V_{CC} = 5.25\text{V}^{(2)}$
$V_{OL}$	Output Low Voltage (All Output Pins)		0.3	0.45	V	$V_{CC} = 4.75\text{V}$ , $I_{OL} = 10\text{ mA}$
$V_{OH}$	Output High Voltage (All Output Pins)	2.4	3.0		V	$V_{CC} = 4.75\text{V}$ , $I_{OH} = -1\text{ mA}$
$I_{OS}$	Short Circuit Output Current (All Output Pins)	-15	-25	-60	mA	$V_{CC} = 5.0\text{V}$
$I_{O(off)}$	Off State Output Current $A_0$ , $A_1$ , $D_0$ and $D_1$ Only			-100 100	$\mu\text{A}$	$V_{CC} = 5.25\text{V}$ , $V_O = 0.45\text{V}$ $V_{CC} = 5.25\text{V}$ , $V_O = 5.25\text{V}$

#### NOTES:

(1) Typical values are for  $T_A = 25^\circ\text{C}$  and nominal supply voltage

(2) CLK input grounded, other inputs open.

## A.C. CHARACTERISTICS AND WAVEFORMS

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$

SYMBOL	PARAMETER	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{CY}$	Clock Cycle Time	100	70		ns
$t_{WP}$	Clock Pulse Width	33	20		ns
$t_{FS}$	Function Input Set-Up Time ( $F_0$ through $F_6$ )	60	40		ns
$t_{DS}$	Data Set-Up Time: $I_0, I_1, M_0, M_1, K_0, K_1$	50	30		ns
$t_{SS}$	$LI, CI$	27	13		ns
$t_{FH}$	Data and Function Hold Time: $F_0$ through $F_6$	5	2		ns
$t_{DH}$	$I_0, I_1, M_0, M_1, K_0, K_1$	5	4		ns
$t_{SH}$	$LI, CI$	15	2		ns
$t_{XF}$	Propagation Delay to X, Y, RO from: Any Function Input		37	52	ns
$t_{XD}$	Any Data Input		29	42	ns
$t_{XT}$	Trailing Edge of CLK		40	60	ns
$t_{XL}$	Leading Edge of CLK	17		92	ns
$t_{CL}$	Propagation Delay to CO from: Leading Edge of CLK	20		105	ns
$t_{CT}$	Trailing Edge of CLK		48	70	ns
$t_{CF}$	Any Function Input		43	65	ns
$t_{CD}$	Any Data Input		30	55	ns
$t_{CC}$	CI (Ripple Carry)		14	25	ns
$t_{DL}$	Propagation Delay to $A_0, A_1, D_0, D_1$ from: Leading Edge of CLK		32	50	ns
$t_{DE}$	Enable Input ED, EA		12	25	ns


NOTE:

(1) Typical values are for  $T_A = 25^\circ\text{C}$  and nominal supply voltage.

### TEST CONDITIONS:

Input pulse amplitude: 2.5 V  
 Input rise and fall times of 5 ns between 1 and 2 volts.  
 Output loading is 10 mA and 30 pF.  
 Speed measurements are made at 1.5 volt levels.

### TEST LOAD CIRCUIT:




### CAPACITANCE<sup>(2)</sup> $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
$C_{IN}$	Input Capacitance		5	10	pF
$C_{OUT}$	Output Capacitance		6	12	pF


NOTE:

(2) This parameter is periodically sampled and is not 100% tested. Condition of measurement is  $f = 1\text{ MHz}$ ,  $V_{BIAS} = 2.5\text{V}$ ,  $V_{CC} = 5.0\text{V}$  and  $T_A = 25^\circ\text{C}$ .




# TYPICAL AC AND DC CHARACTERISTICS


Power Supply Current vs Temperature




Output Current vs Output Low Voltage




Output Current vs Output High Voltage




Clock Pulse Width vs  $V_{CC}$  and Temperature




Carry in Set Up Time vs  $V_{CC}$  and Temperature




Propagation Delay Function Inputs to Cascade Outputs vs  $V_{CC}$  and Temperature



Propagation Delay Clock to "A" and "D" Data Outputs vs  $V_{CC}$  and Temperature



Propagation Delay Clock to "A" and "D" Data Output vs Load Capacitance



## APPENDIX A FUNCTION AND REGISTER GROUP FORMATS

FUNCTION GROUP	F <sub>6</sub>	5	4			
REGISTER GROUP	REGISTER	F <sub>3</sub>	2	1	0	
I	R <sub>0</sub>	0	0	0	0	0
	R <sub>1</sub>	0	0	0	0	1
	R <sub>2</sub>	0	0	1	0	0
	R <sub>3</sub>	0	0	1	1	1
	R <sub>4</sub>	0	1	0	0	0
	R <sub>5</sub>	0	1	0	0	1
	R <sub>6</sub>	0	1	1	0	0
	R <sub>7</sub>	0	1	1	1	1
	R <sub>8</sub>	1	0	0	0	0
	R <sub>9</sub>	1	0	0	0	1
	T	1	1	0	0	0
II	AC	1	1	0	0	1
	T	1	0	1	0	0
III	AC	1	0	1	1	0
	T	1	1	1	1	1

## APPENDIX B MICRO-FUNCTION SUMMARY

F-GROUP	R-GROUP	MICRO-FUNCTION	
0	I	$R_n + (AC \wedge K) + CI \rightarrow R_n, AC$	
	II	$M + (AC \wedge K) + CI \rightarrow AT$	
	III	$AT_L \wedge (\overline{I_L \wedge K_L}) \rightarrow RO$ $[AT_L \wedge (I_L \wedge K_L)] \vee [AT_H \wedge (I_H \wedge K_H)] \rightarrow AT_L$	$LI \vee [(I_H \wedge K_H) \wedge AT_H] \rightarrow AT_H$ $[AT_H \vee (I_H \wedge K_H)] \rightarrow AT_L$
1	I	$K \vee R_n \rightarrow MAR$	$R_n + K + CI \rightarrow R_n$
	II	$K \vee M \rightarrow MAR$	$M + K + CI \rightarrow AT$
	III	$(\overline{AT} \vee K) + (AT \wedge K) + CI \rightarrow AT$	
2	I	$(AC \wedge K) - 1 + CI \rightarrow R_n$	(see Note 1)
	II	$(AC \wedge K) - 1 + CI \rightarrow AT$	
	III	$(I \wedge K) - 1 + CI \rightarrow AT$	
3	I	$R_n + (AC \wedge K) + CI \rightarrow R_n$	
	II	$M + (AC \wedge K) + CI \rightarrow AT$	
	III	$AT + (I \wedge K) + CI \rightarrow AT$	
4	I	$CI \vee (R_n \wedge AC \wedge K) \rightarrow CO$	$R_n \wedge (AC \wedge K) \rightarrow R_n$
	II	$CI \vee (M \wedge AC \wedge K) \rightarrow CO$	$M \wedge (AC \wedge K) \rightarrow AT$
	III	$CI \vee (AT \wedge I \wedge K) \rightarrow CO$	$AT \wedge (I \wedge K) \rightarrow AT$
5	I	$CI \vee (R_n \wedge K) \rightarrow CO$	$K \wedge R_n \rightarrow R_n$
	II	$CI \vee (M \wedge K) \rightarrow CO$	$K \wedge M \rightarrow AT$
	III	$CI \vee (AT \wedge K) \rightarrow CO$	$K \wedge AT \rightarrow AT$
6	I	$CI \vee (AC \wedge K) \rightarrow CO$	$R_n \vee (AC \wedge K) \rightarrow R_n$
	II	$CI \vee (AC \wedge K) \rightarrow CO$	$M \vee (AC \wedge K) \rightarrow AT$
	III	$CI \vee (I \wedge K) \rightarrow CO$	$AT \vee (I \wedge K) \rightarrow AT$
7	I	$CI \vee (R_n \wedge AC \wedge K) \rightarrow CO$	$R_n \oplus (AC \wedge K) \rightarrow R_n$
	II	$CI \vee (M \wedge AC \wedge K) \rightarrow CO$	$M \oplus (AC \wedge K) \rightarrow AT$
	III	$CI \vee (AT \wedge I \wedge K) \rightarrow CO$	$AT \oplus (I \wedge K) \rightarrow AT$

NOTE:

1. 2's complement arithmetic adds 111...11 to perform subtraction of 000...01.

SYMBOL	MEANING
I, K, M	Data on the I, K, and M busses, respectively
CI, LI	Data on the carry input and left input, respectively
CO, RO	Data on the carry output and right output, respectively
$R_n$	Contents of register n including T and AC (R-Group I)
AC	Contents of the accumulator
AT	Contents of AC or T, as specified
MAR	Contents of the memory address register
L, H	As subscripts, designate low and high order bit, respectively
+	2's complement addition
-	2's complement subtraction
$\wedge$	Logical AND
$\vee$	Logical OR
$\oplus$	Exclusive-NOR
$\rightarrow$	Deposit into


## APPENDIX C ALL-ZERO AND ALL-ONE K-BUS MICRO-FUNCTIONS

K-BUS = 00 MICRO-FUNCTION	MNEMONIC	K-BUS = 11 MICRO-FUNCTION	MNEMONIC
$R_n + CI \rightarrow R_n, AC$	ILR	$AC + R_n + CI \rightarrow R_n, AC$	ALR
$M + CI \rightarrow AT$	ACM	$M + AC + CI \rightarrow AT$	AMA
$AT_L \rightarrow RO$ $AT_H \rightarrow AT_L$ $LI \rightarrow AT_H$	SRA	(See Appendix B)	—
$R_n \rightarrow MAR$ $R_n + CI \rightarrow R_n$	LMI	$11 \rightarrow MAR$	$R_n - 1 + CI \rightarrow R_n$
$M \rightarrow MAR$ $M + CI \rightarrow AT$	LMM	$11 \rightarrow MAR$	$M - 1 + CI \rightarrow AT$
$\overline{AT} + CI \rightarrow AT$	CIA	$AT - 1 + CI \rightarrow AT$	DCA
$CI - 1 \rightarrow R_n$ $CI - 1 \rightarrow AT$ $(\text{See CSA above})$	CSR CSA —	$AC - 1 + CI \rightarrow R_n$ $AC - 1 + CI \rightarrow AT$ $I - 1 + CI \rightarrow AT$	SDR SDA LDI
$R_n + CI \rightarrow R_n$ $(\text{See ACM above})$	INR	$AC + R_n + CI \rightarrow R_n$ $(\text{See AMA above})$	ADR
$AT + CI \rightarrow AT$	INA	$I + AT + CI \rightarrow AT$	AIA
$CI \rightarrow CO$ $0 \rightarrow R_n$ $CI \rightarrow CO$ $0 \rightarrow AT$ $(\text{See CLA above})$	CLR CLA —	$CI \vee (R_n \wedge AC) \rightarrow CO$ $CI \vee (M \wedge AC) \rightarrow CO$ $CI \vee (AT \wedge I) \rightarrow CO$	Rn $\wedge$ AC $\rightarrow$ Rn M $\wedge$ AC $\rightarrow$ AT AT $\wedge$ I $\rightarrow$ AT
$(\text{See CLR above})$ $(\text{See CLA above})$ $(\text{See CLA above})$	—	$CI \vee R_n \rightarrow CO$ $CI \vee M \rightarrow CO$ $CI \vee AT \rightarrow CO$	Rn $\rightarrow$ Rn M $\rightarrow$ AT AT $\rightarrow$ AT
$CI \rightarrow CO$ $R_n \rightarrow R_n$ $CI \rightarrow CO$ $M \rightarrow AT$ $(\text{See NOP above})$	NOP LMF —	$CI \vee AC \rightarrow CO$ $CI \vee AC \rightarrow CO$ $CI \vee I \rightarrow CO$	Rn $\vee$ AC $\rightarrow$ Rn M $\vee$ AC $\rightarrow$ AT I $\vee$ AT $\rightarrow$ AT
$CI \rightarrow CO$ $\overline{R_n} \rightarrow R_n$ $CI \rightarrow CO$ $\overline{M} \rightarrow AT$ $CI \rightarrow CO$ $\overline{AT} \rightarrow AT$	CMR LCM CMA	$CI \vee (R_n \wedge AC) \rightarrow CO$ $CI \vee (M \wedge AC) \rightarrow CO$ $CI \vee (AT \wedge I) \rightarrow CO$	Rn $\overline{\oplus}$ AC $\rightarrow$ Rn M $\overline{\oplus}$ AC $\rightarrow$ AT I $\overline{\oplus}$ AT $\rightarrow$ AT


NOTE:

1. 2's complement arithmetic adds 111...11 to perform subtraction of 000...01.

## APPENDIX D TYPICAL CONFIGURATIONS




Ripple-Carry Configuration  
(N 3002 CPE's)



Carry Look-Ahead Configuration  
With Ripple Through the Left Slice  
(32 Bit Array)

## APPENDIX D TYPICAL CONFIGURATIONS (cont.)



**Carry Look-Ahead Configuration  
With No Carry Ripple Through the Last Slice  
(32 Bit Array)**

NOTE:

(1) A bit from microprogram memory can be used to replace the gate shown above and inform the 3003 of an active Shift Right operation.



**Intel Corporation**  
3065 Bowers Avenue  
Santa Clara, California 95051  
Tel: (408) 246-7501  
TWX: 910-338-0026  
TELEX: 34-6372

**West:**  
1651 East 4th Street  
Suite 228  
Santa Ana, California 92701  
Tel: (714) 835-9642  
TWX: 910-595-1114

**Mid-America:**  
6350 L.B.J. Freeway  
Suite 178  
Dallas, Texas 75240  
Tel: (214) 661-8829  
TWX: 910-860-5487

**Great Lakes Region:**  
856 Union Road  
Englewood, Ohio 45322  
Tel: (513) 836-2808

**East:**  
2 Militia Drive  
Suite 4  
Lexington, Massachusetts 02173  
Tel: (617) 861-1136  
TELEX: 92-3493

**Mid-Atlantic:**  
520 Pennsylvania Avenue  
Fort Washington, PA 19034  
Tel: (215) 542-9444

**Europe:**  
216 Avenue Louise  
Brussels B1050  
Tel: 649-20-03

**Orient:**  
Intel Japan Corporation  
Kasahara Building  
1-6-10, Uchikanda  
Chiyoda-ku  
Tokyo 101  
Tel: 03-295-5441  
TELEX: 781-28426

NOTE: This is a preliminary specification  
and is subject to revision without notice.